HSYNC

Acronym

Definition

HSYNC

Horizontal Sync

References in periodicals archive	?		Acronyms browser	?		Full browser	?
62 Gbps per lane * Analog video output - Triple 8-bit Digital-to-Analog - Converter (DAC) - VSYNC and HSYNC outputs - Up to 240 MHz pixel clock * Auxiliary (AUX) channel - Supports IUC over AUX - Supports MCCS, DDC-CI and DDC protocols * Monitor presence detect * Supports low power mode * Single 3. NXP Expands DisplayPort[TM] Portfolio with VGA Interface Enabling ... by Business Wire All DDL chips offer a configurable digital 12/18/24/36/48 bit RGB interface (PxClk, PxD, HSYNC, VSYNC, DE), which 1:1 matches many graphic controllers and TFT or plasma display interfaces. Inova Semiconductors Chooses QuickLogic to Extend the Reach of ... by Business Wire 7 channels of ESD protection designed to meet IEC-1000-4-2 Level 4 ESD requirements (8kV contact discharge) -- Very low loading capacitance from ESD protection diodes, < 5pF typical -- 3 independent supply pins (VCC, VRGB and VAUX) to facilitate operation with sub-micron graphics controller ICs - High impedance pull-up resistors (50K(OMEGA) nominal to VAUX) for HSYNC and VSYNC pins -- Pull-up resistors (1. ESD Protection for Video Graphics Adapter Circuits; California Micro ... by Business Wire	HSWMUR HSWN HSWO HSWOA HSWP HSWR HSWRI HSWRU HSWS HSWT HSWU HSWV HSWW HSX HSX(L) HSXGA HSY HSYACF HSYAT HSYB HSYC HSYF HSYHS HSYLC HSYM HSYNC HSYP HSZ HSZC HSZRLF HT HT I HT MOD HT&RRL HT-1 HT-EOVC HT/CHF HT/MT HT/SZ HT/SZ-RSC HT/ULD HT1 HT2 HT2U HT3 HT9 HTA HTA NSW HTAA HTAB HTAC	HSWN HSWO HSWOA HSWP HSWR HSWRI HSWRU HSWS HSWT HSWU HSWV HSWW HSX HSX(L) HSXGA HSY HSYACF HSYAT HSYB HSYC HSYF HSYHS HSYLC HSYM HSYNC HSYP HSZ HSZC HSZRLF ht ht ht ht ht ht ht HT I HT MOD HT&RRL HT-1 HT-EOVC ht. ht. ht. ht. ht. HT/CHF HT/MT HT/SZ HT/SZ-RSC HT/ULD HT1 HT2 HT2U HT3

References in periodicals archive

Acronyms browser

Full browser

62 Gbps per lane * Analog video output - Triple 8-bit Digital-to-Analog - Converter (DAC) - VSYNC and HSYNC outputs - Up to 240 MHz pixel clock * Auxiliary (AUX) channel - Supports IUC over AUX - Supports MCCS, DDC-CI and DDC protocols * Monitor presence detect * Supports low power mode * Single 3.

NXP Expands DisplayPort[TM] Portfolio with VGA Interface Enabling ... by Business Wire

All DDL chips offer a configurable digital 12/18/24/36/48 bit RGB interface (PxClk, PxD, HSYNC, VSYNC, DE), which 1:1 matches many graphic controllers and TFT or plasma display interfaces.

Inova Semiconductors Chooses QuickLogic to Extend the Reach of ... by Business Wire

7 channels of ESD protection designed to meet IEC-1000-4-2 Level 4 ESD requirements (8kV contact discharge) -- Very low loading capacitance from ESD protection diodes, < 5pF typical -- 3 independent supply pins (VCC, VRGB and VAUX) to facilitate operation with sub-micron graphics controller ICs - High impedance pull-up resistors (50K(OMEGA) nominal to VAUX) for HSYNC and VSYNC pins -- Pull-up resistors (1.

ESD Protection for Video Graphics Adapter Circuits; California Micro ... by Business Wire