Also found in: Dictionary, Thesaurus, Medical, Legal, Encyclopedia, Wikipedia.
POWERPCPerformance Optimized With Enhanced RISC Personal Computer
POWERPCPower Optimized With Enhanced RISC Personal Computer
References in periodicals archive ?
As the high-end member of the PowerPMC product family, the PowerPMC-260 implements the PowerPC 750 CXe 600MHz processor together with the highly integrated Galileo GT-64260 system controller onto a very small PMC form-factor for a fast, compact embedded computing platform.
The PowerPC architects paid particular attention to defining PowerPC Architecture details, making it flexible and scalable, thus providing plenty of room for growth across a varied family of processors suitable for a wide range of designs--from high-performance, multiprocessing systems to handheld computing devices.
Embedded Planet offers a full line of small form factor PC/104, EBX, and credit-card-sized single-board computers based on Motorola's PowerQUICC 8xx and PowerQUICC II 82xx processors, and IBM Microelectronics' PowerPC 405GP processors.
The PowerPC 440EPx is currently in general sampling with volume production expected to commence in the fourth quarter of 2006.
MigraTEC's 64Express to PowerPC focuses attention on all the issues that must be addressed prior to testing.
With PowerPC IAP, IBM assembles most of the chip in advance to keep costs and lead times in line with standard parts.
For more than a decade, Green Hills Software's compilers have led the world in performance and footprint of generated PowerPC code.
MQX Embedded's software provides an optimal platform for PowerPC 440GR development," said Joel Mattox, director of marketing at MQX Embedded.
By providing the versatility of either RAID 5 or RAID 6 in the PowerPC 440SP and 440SPe processors, we have created cost-effective solutions customized to meet users' needs, backed by our experience and an industry-leading architecture," said Sam Fuller, vice president of marketing at AMCC.
Developed in close collaboration with IBM, the custom-synthesized approach provides a new schedule-performance tradeoff point for performance-minded SoC designers embedding PowerPC cores.