(redirected from Thread-level parallelism)
Also found in: Wikipedia.
Category filter:
TLPTransactional License Program (Adobe software license program)
TLPTension Leg Platform
TLPThe London Police (artist group)
TLPTroop Leading Procedures
TLPTeaching and Learning Package
TLPThread-Level Parallelism
TLPThree Little Pigs
TLPTractatus Logico-Philosophicus (Latin; Ludwig Wittgenstein book)
TLPTransaction Layer Packet (computer protocol)
TLPTransitional Living Program
TLPThe Little Prince (book)
TLPTime Line Project
TLPThread Level Parallelism
TLPTransaction Layer Protocol
TLPTransactional License Program
TLPThe Learning Partnership
TLPTechnology Leadership Program (various organizations)
TLPTotal Loan Portfolio (finance)
TLPTraffic Light Pole
TLPTotal Land Pollen
TLPThe Learning Project (various locations)
TLPTransmission Level Point
TLPTanzania Labor Party
TLPThe Lucifer Principle (band)
TLPTransient Lunar Phenomenon (unexplained lunar anomalies)
TLPTactical Leadership Program
TLPThe List Project (Washington, DC)
TLPTeacher Licensure Program (various universities)
TLPThe Leadership Profile (questionnaire)
TLPTransmission Line Pulsing
TLPTelefones de Lisboa E Porto
TLPTroop Leadership Procedures (US DoD)
TLPTata Leadership Practices (various locations)
TLPTowne Lake Parkway (Georgia)
TLPThe Lord Protectorate (gaming)
TLPTop Level Post (in message threads)
TLPTeacher Loan Program (South Carolina)
TLPThe Libraries Partnership (West Midlands, England)
TLPTechnology and Liberty Program (ACLU)
TLPTemple Lake Park (Lake Belton, TX)
TLPTest Level Point
TLPTransmission Line Pulser
TLPTile Layer Pro (ROM hacking program)
TLPThe Last Pures (gaming)
TLPTeaching and Learning Publications Ltd. (UK)
TLPTorpedo Landplane (US Navy)
TLPThe Louverture Project (Haitian history resource)
TLPTexas Latex Party
TLPThreshold Learning Process
TLPTraffic Light Protocol (information sharing security)
TLPTotal Loss of Pay
TLPTest Logistics Plan
TLPTruck Loading Point
TLPTechnical Log Page
TLPTrackLayers Productions (music production company)
Copyright 1988-2018, All rights reserved.
References in periodicals archive ?
Eggers: Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading.
Lam, "In search of speculative thread-level parallelism," in Porceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT '99), pp.
One of its key advantages when executing parallel applications is its ability to use thread-level parallelism and instruction-level parallelism interchangeably.
The ease of designing in more thread contexts on an SMT (relative to adding more processors on an MP) allows simultaneous multithreading to expose more thread-level parallelism, further increasing functional unit utilization and attaining a 52% average speedup (versus a four-processor, single-chip multiprocessor with comparable execution resources).
Performance on parallel applications is maximized when both instruction-level and thread-level parallelism can be effectively used by the architecture.
Although individual processors in a superscalar MP can exploit ILP in a single thread, the architecture as a whole is specifically designed to obtain speedups by using thread-level parallelism. The amount of TLP that can be exploited by an MP architecture is limited to the number of processors.
In this section, we examine several ways in which simultaneous multithreading affects other resources when using thread-level parallelism. First, the working sets of multiple threads may interfere in the cache.