VHDL


Also found in: Dictionary, Thesaurus, Medical, Encyclopedia, Wikipedia.
Related to VHDL: VHSIC
AcronymDefinition
VHDLVHSIC (Very High Speed Integrated Circuit) Hardware Description Language
VHDLVery High Density Logic
VHDLVery High-level Design Language
VHDLVirtual Hardware Description Language
VHDLVery High Density Lipoprotein
VHDLVHSIC (Very High-Speed Integrated Circuit) Hardware Design Language
References in periodicals archive ?
Because designers must process data, not only individual 1s and 0s, Ashenden includes an early chapter that discusses how VHDL will operate on numeric information.
Digital design: an embedded systems approach using VHDL
VHDL is a broad-based formal notation implemented throughout industry in all phases of electronic systems development for a uniform means of describing hardware.
New CD-ROMs from IEEE
VHDL IEEE 1076-2008 is the biggest VHDL language standard change since the VHDL IEEE 1076-1993 standard.
VHDL IEEE 1076-2008 is Alive and Thriving
3 includes enhanced support for VHDL 2002 and 2006 constructs and now supports protected types introduced in the 2002 revision of the VHDL standard (IEEE Std 1076-2002[TM]).
Aldec Releases Active-HDL 7.3 and Introduces Multi-Threaded HDL Compilation
Thanks goes to the VHPI technical team, lead by Francoise Martinolle, for their effort in bringing this work to Accellera and then to the IEEE VHDL Analysis and Standardization Group (VASG) for ratification," said Jim Lewis, IEEE VASG Chair.
Accellera Approves New VHDL Standard, an Applications Programming Interface to Improve Design Portability
SOC-VSP's component wizard enables Verilog and/or VHDL to be easily incorporated into the design environment of the RealView SoC Designer.
Carbon Breaks Down ESL Adoption Barriers; SOC-VSP(TM) and ARM RealView(R) SoC Designer Provide the Fastest Path for SoC Development(TM)
Cheetah and Jaguar provide robust, high-performance, easy-to-integrate Verilog and VHDL front-ends for EDA products.
Solutions From Interra Systems Accelerate Carbon's Product Development; Interra Provides Building Blocks and Services To Accelerate VSP(TM) Time-to-Market
Both RTL and gate-level customer designs that have been run on VHDL Simili 3.
Symphony EDA Introduces High-Performance VHDL Simulator; Sets New Standard for Reducing Costs of FPGA and ASIC Design Verification
Its HDL Component Software includes C++ source code-based parsers, analyzers and elaborators for SystemVerilog in addition to Verilog and VHDL.
Verific Design Automation Adds Renesas Technology to Customer List; HDL Component Software from Verific Implemented in Renesas Internal Development Environment
Verific Design Automation today announced that Jasper Design Automation, provider of breakthrough high-level formal verification solutions, has selected Verific's Hardware Description Language (HDL) Component Software as the SystemVerilog, Verilog and VHDL language parser for its JasperGold(TM) formal verification solution.
Verific Design Automation Adds Jasper Design Automation to Customer List
Acronyms browser ?
Full browser ?