Also found in: Encyclopedia.
VLIWVery Long Instruction Word
Copyright 1988-2018 AcronymFinder.com, All rights reserved.
References in periodicals archive ?
Movidius VPUs achieve significant performance at low power with the merging of three architectural elements to provide sustained high-performance on deep learning and computer vision workloads, namely an array of programmable VLIW vector processors with an instruction set tuned to computer vision and deep learning workloads; a collection of hardware accelerators supporting image signal processing, computer vision, and deep learning inferences; and commonly accessible intelligent memory fabric that minimises data movement on chip.
ADRES [58], designed for Software Defined Radio applications, is a reconfigurable processor with tightly coupled VLIW processor.
Ajayan, "A novel instruction scheduling scheme for clustered VLIW architecture," in Proceedings of the IEEE Recent Advances in Intelligent Computational Systems (RAICS '11), pp.
A processor may support wide-issue, heterogeneous VLIW ISA and support multiple chained operators.
So, clustering becomes a common trend in the design of VLIW architecture due to its ability to alleviate power-, thermal-, and complexity-related problems of unclustered VLIW architecture.
It is equipped with 1 MByte internal RAM and has a Very Long Instruction Word (VLIW) architecture.
TRIPS includes a new "block-oriented execution" scheme that sounds suspiciously like the very long instruction word (VLIW) processing techniques that IBM's supercomputing gurus have been playing around with since the mid-1980s.
Its open CoSy compiler development system gives compiler developers the ability to achieve a similar leading edge position in the construction of better and faster optimizing compilers for architectures ranging from 4-bit DSPs to 256-bit VLIW processors.
Texas Instruments' VLIW processor, called the most intricate DSP architecture available in 2001, was cited for the design techniques and manufacturing capabilities that lets the company offer a 600 MHz machine.
[19], a TriMedia VLIW CPU was used to test the throughput of the finalists in the ECB mode using varying amounts of interleaving.