VLIW

Also found in: Encyclopedia.

Acronym	Definition
VLIW	Very Long Instruction Word

Suggest new definition

References in periodicals archive ?

Movidius VPUs achieve significant performance at low power with the merging of three architectural elements to provide sustained high-performance on deep learning and computer vision workloads, namely an array of programmable VLIW vector processors with an instruction set tuned to computer vision and deep learning workloads; a collection of hardware accelerators supporting image signal processing, computer vision, and deep learning inferences; and commonly accessible intelligent memory fabric that minimises data movement on chip.

Intel strengthens AI solutions potfolio, unveils 'Movidius Myriad X' processing unit

ADRES [58], designed for Software Defined Radio applications, is a reconfigurable processor with tightly coupled VLIW processor.

A Data-Flow Soft-Core Processor for Accelerating Scientific Calculation on FPGAs

Ajayan, "A novel instruction scheduling scheme for clustered VLIW architecture," in Proceedings of the IEEE Recent Advances in Intelligent Computational Systems (RAICS '11), pp.

Effort at constructing big data sensor networks for monitoring greenhouse gas emission

A processor may support wide-issue, heterogeneous VLIW ISA and support multiple chained operators.

Ingredients of adaptability: a survey of reconfigurable processors

So, clustering becomes a common trend in the design of VLIW architecture due to its ability to alleviate power-, thermal-, and complexity-related problems of unclustered VLIW architecture.

Optimizing instruction scheduling and register allocation for register-file-connected clustered VLIW architectures

C64x+ DSP is an advanced VLIW core, which can be used to perform complex data processing.

Parallel computation based spectrum sensing implementation for cognitive radio/Lygiagreciu skaiciavimu pagristo spektro jutimo idiegimas kognityviniame radijuje

It is equipped with 1 MByte internal RAM and has a Very Long Instruction Word (VLIW) architecture.

Optimization and benchmark of vision algorithms on a DSP

TRIPS includes a new "block-oriented execution" scheme that sounds suspiciously like the very long instruction word (VLIW) processing techniques that IBM's supercomputing gurus have been playing around with since the mid-1980s.

IBM, U. of Texas Designing Morphable Teraflops Chip

Its open CoSy compiler development system gives compiler developers the ability to achieve a similar leading edge position in the construction of better and faster optimizing compilers for architectures ranging from 4-bit DSPs to 256-bit VLIW processors.

ACE LAUNCHES DSP COMMUNITY WEBSITE FOR DSP-C PROGRAMMING

Texas Instruments' VLIW processor, called the most intricate DSP architecture available in 2001, was cited for the design techniques and manufacturing capabilities that lets the company offer a 600 MHz machine.

Innovators take honors for microprocessor technology. (Test & Measurement)

[19], a TriMedia VLIW CPU was used to test the throughput of the finalists in the ECB mode using varying amounts of interleaving.