Acronyms

HTX

Also found in: Dictionary, Medical, Financial, Encyclopedia, Wikipedia.
(redirected from HyperTransport)
AcronymDefinition
HTXHouston Texas
HTXHeart Transplantation (cardiology)
HTXHøjere Teknisk Eksamen (Danish Technical College)
HTXHyper Transport Technology
HTXHtml Extension Template
HTXHyperTransport (high speed low latency chip to chip interlink)
HTXHungarian Traded Index
HTXHemothorax
HTXHigher Technical Examination Programme (Denmark)
HTXhuman tumor xenograft
Copyright 1988-2018 AcronymFinder.com, All rights reserved.
References in periodicals archive
C[pounds sterling]With its HyperTransport 3.0 compatibility and DirectX 10 enabled graphics, our ZOTAC GeForce 8100 is the ultimate value platform and AMD Phenom, Athlon and Sempron processors.C[yen]
InfiniPath leverages five important industry standards: HyperTransport, InfiniBand, OpenIB, MPICH and the AMD64 Direct Connect Architecture.
Using the HyperTransport Technology, this server provides near-linear scalability and extremely fast throughput for x86 applications.
Each pin offers both single-ended and differential I/O test capabilities to test interfaces including DDR, G-DDR, PCI Express, S-ATA, HyperTransport and Front Side Bus.
--Support for up to 1Ghz HyperTransport with additional overclocking flexibility
He added that in general Cray was "processor agnostic," but that obviously with the Red Storm architecture, it was heavily dependent on the AMD Opteron and HyperTransport interconnect.
-- HyperTransport technology enabling increased bandwidth and reduced I/O bottlenecks for increased system performance and better multitasking and reduced latency for virtual instruments and plug-ins.
Serial ATA 1.25 Gbps Hypertransport 1.6 Gbps AGP8x 2.1 Gbps Infiniband 2.5 Gbps PCI Express 2.5 Gbps Serial ATA II 2.5 Gbps XAUI 3.125 Gbps PCI Express II 5.0 Gbps OC-192 9.953 Gbps 10 GbE 10 Gbps OC-768 39.81 Gbps
Using AMD's HyperTransport technology (see the May 2001 issue of CTR at wwpi.com for a full discussion), the Opteron architecture is designed to support up to three links, which can provide up to 19.2GB/sec (6.4GB/sec each) peak bandwidth.
Apart from new dual-channel DDR3 memory controller, the architecture will be based on HyperTransport 3.1 bus.
Copyright © 2003-2025 Farlex, Inc Disclaimer
All content on this website, including dictionary, thesaurus, literature, geography, and other reference data is for informational purposes only. This information should not be considered complete, up to date, and is not intended to be used in place of a visit, consultation, or advice of a legal, medical, or any other professional.